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Abstract—Flash memory is a promising new storage technol-
ogy. To fully utilize future multi-level cell Flash memories, it is
necessary to develop error correction coding schemes attuned
to the underlying physical characteristics of Flash. Based on a
careful inspection of ﬁne-grained, experimentally-collected error
patterns of TLC (three bits per cell) Flash, we propose a
mathematical model that captures the intracell variability, which
is manifested by certain patterns of bit-errors. Error correction
codes are constructed for this model based upon generalized
tensor product codes. For ﬁxed levels of redundancy, these codes
are shown to exhibit substantially lower bit error rates than
existing error correction schemes.
I. INTRODUCTION
Flash memory devices can be found almost everywhere
today. They are lighter, faster and more shock resistant than
traditional magnetic hard drives. As this technology scales and
the storage density increases, data errors become more preva-
lent, making error correction coding critical for maintaining
data integrity.
The storage density of a Flash memory device is dependent
on the number of discrete voltage levels the ﬂoating gate cell
is capable of representing. In early generations, every memory
cell could represent two voltage levels and thus store a single
bit (SLC). The demand for increased storage capacity has
created the need to store more than a single bit per cell by
simply representing more than two voltage levels. In this work,
we follow the commonly adopted nomenclature and assume
that multiple level cell (MLC) chips store two bits per cell,
and that triple level cell (TLC) chips store three bits per cell.
Recently, the subject of error-correction coding for Flash
memory has received signiﬁcant attention. In [5], trellis coded
modulation techniques were applied to Flash memory. In [8],
the use of non-binary LDPC codes was investigated. In [6],
algebraic error-correction codes were used for rewriting as
well as correcting errors. In [1], [4], codes that correct limited
magnitude asymmetric errors were constructed. In [12], this
model was extended to correct graded error patterns.
The error model in this work is motivated by data collected
from a TLC Flash device. As observed in [13], if the infor-
mation from each Flash cell is interpreted as a triple-bit word,
then the errors largely cause only a single bit in each word
to change. From this observation, we suggest the use of a
new class of codes derived from tensor product codes [7],
[11] in the context of Flash memory. This work generalizes
the result of [13] to correct errors that mostly have only a
small number of bits in error for each cell-error. The technique
used to address the problem is based on the generalized tensor
product (GTP) scheme proposed in [7].
Tensor product codes were ﬁrst introduced in [11] and were
generalized to produce efﬁcient binary codes in [7]. More
recently, tensor product codes were used in the context of
magnetic recording [2], [3]. In a concatenated coding scheme,
the use of a tensor product parity code as the inner code was
shown to offer the performance advantages of a short length
parity code but without the associated rate penalty. In this
work, it is shown that generalized tensor product codes can
be used to efﬁciently correct the errors that occur within a
TLC Flash device, and in turn extend the lifetime of a memory
system. The main contributions are construction methods for
codes that correct up to t1 symbol errors with up to l1 bit
errors and t2 symbol errors with up to l2 bit errors.
In Section II, the data collected from a TLC Flash chip
is summarized. In Section III, the error model, motivated
by the experimental data, is proposed. In Section IV, code
constructions for this model are given. In Section V, these
constructions are shown through simulation to be superior to
commonly used storage codes. Section VI concludes the paper.
II. STRUCTURE AND ERROR CHARACTERIZATION OF TLC
FLASH
In this section, we report on the observed errors measured
from a TLC chip provided by an anonymous vendor. A TLC
chip is divided into multiple planes. Each plane is divided into
a set of blocks and these blocks are further decomposed into
pages. For the particular TLC chip measured, there are 384
pages within a block and 8 kilobytes (KB) within a page. The
eight discrete voltage levels from the cell are represented as a
triple-bit word. We refer to the ﬁrst bit in the word as the most
signiﬁcant bit (MSB), the second bit in the word as the center
signiﬁcant bit (CSB), and the third bit in the word as the least
signiﬁcant bit (LSB). For more details on the structure of a
TLC chip, see [13].
The errors were measured from sixteen blocks evenly
divided across two planes. The following testing procedure
was repeatedly performed. On the ﬁrst cycle of every 100
program/erase (P/E) cycles, a block was erased, and random
data was then written and ﬁnally read back for errors. On the
other 99 cycles, the block was simply erased and the memory
was programmed to simulate the aging of the device.
In Figure 1, the Bit Error Rate (BER) is illustrated for the
TLC chip tested over the course of its lifetime. It can be seen
that over time, the BER increases dramatically but at different
rates depending on which bit is programmed. The ’Symbol
Error Rate’ plot refers to the symbol error rate when each cell
is represented as a symbol over GF(8).
The dominant trend from Figure 1 is that the ’Symbol Error
Rate’ appears to be roughly the sum of the individual BERs
of the MSB, CSB, and LSB. This suggests that whenever a
cell-error occurs, with high probability only one of the three
bits in the cell errs. More speciﬁcally, 96.17% of cell-errors
only had a single bit in error. This is a result of the special
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Fig. 1. Error Rates Measured from a TLC Flash Device.
programming property of the bits where the three bits are not
programmed all at once. More details on this phenomena are
reported in [13]. Note that this error model is considerably
different than the one of asymmetric limited magnitude errors,
studied in many previous works, e.g., [1] and [4].
The new codes introduced in this paper correct errors that
mostly affect a single bit within each cell-error. In addition,
these new codes also have the special property that they can
correct the remaining few cell-errors with two or three bit-
errors.
III. MODEL AND DEFINITIONS
In this section, the relevant error models as well as code
deﬁnitions are given.
Deﬁnition 1. A linear code C of length n and dimension k
over an alphabet of size q that can correct t errors is referred
to as an [n,k,t]q code.
All codes considered in this work have alphabets whose
cardinality is q =2 m where m is some positive integer. Each
cell can take on 2m possible values and is displayed as an m-
bit vector. Thus, a word of length n is represented as a length-
nm binary vector where bits mi,...,m(i +1 )− 1 represent
the ith cell for 0 ≤ i ≤ n − 1.
Accordingly, every cell-error is represented as a length-m
vector ei.F o raﬁ x e d ,i fwt(ei) ≤   then such an error
is called an  -bit-cell-error, where the Hamming weight of a
vector x is denoted by wt(x). Motivated by the nature of the
errors observed, it is useful to deﬁne the following class of
error-vectors and codes.
Deﬁnition 2. Given the parameters t and  , an error-vector
e =( e0,e1,...,en−1) over (GF(2)m)n is called a [t; ]2m-
bit-error-vector if the following holds:
1) wt(e)=|{i : ei  = 0}| ≤ t
2) ∀i, wt(ei) ≤  .
Deﬁnition 3. A 2m-ary linear code C that can correct
any [t; ]2m-bit-error-vector is called a [t; ]2m-bit-error-
correcting code.
From the data collected from the TLC ﬂash device, it was
observed that while most cell-errors suffered a single bit-error,
only a small number of cells had double or triple bit-errors.
Therefore, to correct all observed errors, it is useful to deﬁne
the following reﬁned error-vectors and corresponding codes.
Deﬁnition 4. Let 0 <  1 <  2 ≤ m, t1,t 2 > 0. Then a
vector e =( e0,e1,...,en−1) over (GF(2)m)n is called a
[t1,t 2; 1,  2]2m-bit-error-vector if the following holds:
1) wt(e)=|{i : ei  = 0}| ≤ t1 + t2.
2) ∀i, wt(ei) ≤  2.
3) |{i : wt(ei) >  1}| ≤ t2
Deﬁnition 5. Let 0 <  1 <  2 ≤ m, t1,t 2 > 0. Then a 2m-ary
code C is said to be a [t1,t 2; 1,  2]2m-bit-error-correcting
code if it can correct any [t1,t 2; 1,  2]2m-bit-error-vector.
The next deﬁnition is useful in determining the parity-check
matrices of bit-error-correcting codes.
Deﬁnition 6. Let A ∈ GF(q)m×n, B ∈ GF(q)p×r. Then the
tensor product of A and B is deﬁned as the matrix
A⊗B =
⎛
⎜
⎝
a0,0B. . .a 0,n−1B
. . .
...
. . .
am−1,0B. . .a m−1,n−1B
⎞
⎟
⎠ ∈ GF(q)mp×nr.
Furthermore,
rank(A ⊗ B)=rank(A) · rank(B).
IV. CODE CONSTRUCTIONS
In this section, code constructions are given for bit-error-
correcting codes. The section begins by revisiting a result from
[11] that can be used to create [t; ]2m-bit-error-correcting
codes. This idea is extended to create [t1,t 2; 1,  2]2m-bit-
error-correcting codes. Any error pattern a [t1,t 2; 1,  2]2m
code can correct is also correctable by a [t1+t2; 2]2m code. It
is shown that the former code has better redundancy whenever
t1
t2( 2 −  1) is large.
In [11], it was shown that the tensor product of two parity
check matrices results in a code that can correct a prescribed
number of errors of a pre-deﬁned type. For example, suppose
a code with a parity check matrix H1 ∈ GF(2)r1×m corrects
all burst errors of length 2 and a code with a parity check
matrix H2 ∈ (GF(2)r1)r2×n corrects any 3 symbol errors.
Then H2⊗H1 is a parity check matrix of a code of length nm
bits, partitioned into nm -bit blocks. This code corrects any 3
block-errors assuming each block-error is a burst of length 2.
In Construction A, this result is stated more formally.
A. Construction A
We start by presenting a construction of [t; ]2m-bit-error-
correcting codes.
Construction A. (see ﬁrst [11]) Let C1 be an [m,k1, ]2 code
with a parity check matrix H1. Let C2 be an [n,k2,t]2m−k1
code with a parity check matrix H2. Then, the code CA with
the parity matrix
HA =( H2 ⊗ H1), (1)
is a [t; ]2m-bit-error-correcting code of length n.
The correctness of the error-correction capability was
proved in [11]. Furthermore, since the parity check matrix
of the code CA is the tensor product of the matrices H1
and H2, and rank(H2 ⊗ H1)=rank(H2) · rank(H1),
we get that the redundancy of the code CA is r1r2, where
r1 = m − k1 and r2 = n − k2. An example of the encoding
of such codes was given in [10]. Suppose c ∈C A, where
c =( c0,...,cn−1) ∈ (GF(2)m)n. Then,
1001HA · cT =( H2 ⊗ H1) · cT
=
⎛
⎜
⎝
h0,0H1 ... h 0,n−1H1
. . .
...
. . .
hm−1,0H1 ... h m−1,n−1H1
⎞
⎟
⎠ · cT
=
⎛
⎜
⎝
h0,0 ... h 0,n−1
. . .
...
. . .
hm−1,0 ... h m−1,n−1
⎞
⎟
⎠ ·
⎛
⎜
⎝
H1 · c0
T
. . .
H1 · cn−1
T
⎞
⎟
⎠,
where hi,j represents the symbol in position row i, column j of
H2. Thus, c ∈C A if and only if (H1·c0
T,...,H 1·cn−1
T) ∈
C2 and the code CA can be expressed as follows:
CA = {c =( c0,...,cn−1) ∈ (GF(2)m)n :
(H1 · cT
0 ,...,H 1 · cT
n−1) ∈C 2}.
For completeness and for the subsequent discussion, let us
describe here a decoder for the code CA. Let
D1 : {0,1}r1 →{ 0,1}m, D2 :( {0,1}r1)r2 → ({0,1}r1)n
be the decoder of the code C1,C2, respectively. Here, and
henceforth we assume that the input to the decoders of the
constituent codes is the syndrome of the received vector and
the output is the detected error vector. We also assume that
if the code can correct t errors, then the weight of the output
error vector is at most t. If the decoder ﬁnds an error vector
of weight greater than t then the all-zero vector is returned as
an output.
The decoder DA :( {0,1}m)n → ({0,1}m)n of the code
CA gets as an input a word of the form y = c + e, where
c ∈C A and e ∈ (GF(2)m)n is a [t; ]2m-bit-error-vector. The
output of the decoder is the estimate of the error vector:
1) D2(H2 · (H1 · yT
0 ,...,H 1 · yT
n−1)T)=( s0,...,sn−1).
2)   e =( D1(s0),...,D1(sn−1)).
Lemma 1. The decoder output satisﬁes DA(y)=  e = e
Proof: According to the deﬁnition of the code CA we
have (H1 · cT
0 ,...,H 1 · cT
n−1) ∈C 2 and we can write
(H1 · yT
0 ,...,H 1 · yT
n−1)
=( H1 · cT
0 ,...,H 1 · cT
n−1)+( H1 · eT
0 ,...,H 1 · eT
n−1).
The vector (H1 ·eT
0 ,...,H 1 ·eT
n−1) has weight at most t and
since C2 can correct t errors we get that
(s0,...,sn−1)=( H1 · eT
0 ,...,H 1 · eT
n−1).
Next, for every 0 ≤ i ≤ n − 1
H1 · yT
i = H1 · (cT
i + eT
i )=H1 · cT
i + H1 · eT
i
and since si = H1 · eT
i and the weight of ei is at most  ,w e
get that D1(si)=ei, that is, e =   e.
B. Construction B
The codes given in Construction A correct error patterns
according to the maximum number of bit-errors in every cell
(or m-bit symbol). Construction B extends this idea so that,
while most cells suffer a small number of bit-errors, relatively
few cell-errors may occur with a larger number of bit-errors.
We capture this property in the following construction of
[t1,t 2; 1,  2]2m-bit-error-correcting codes.
Construction B. Let C1 be an [m,k, 2]2 code with a parity
check matrix H1, and let r = m−k be such that the following
holds:
1) There exists 0 ≤ r  <rsuch that the matrix H 
1
comprised of the ﬁrst r  rows of H1 is a parity check
matrix for an [m,m − r ,  1]2 code C 
1.
2) H  
1 is an r   × m matrix consisting of the last r   rows
of H1, where r   = r − r .
3) H2 is a parity check matrix for an [n,k2,t 1+t2]2r  code
C2, and r2 = n − k2.
4) H3 is a parity check matrix for an [n,k3,t 2]2r   code
C3, and r3 = n − k3
Then, a parity check matrix for a [t1,t 2; 1,  2]2m-bit-error-
correcting code CB of length n is
HB =
 
H2 ⊗ H 
1
H3 ⊗ H  
1
 
. (2)
Remark 1. The parity check matrix H1 of the  2-error-
correcting code C1 needs to satisfy the property that it can
be decomposed into two matrices, where the ﬁrst matrix is
a parity check matrix of an  1-error-correcting code C 
1.W e
note this requirement is not hard to satisfy as many codes can
follow this structure, and in particular BCH codes.
We ﬁrst present an example followed by the decoder for CB
before the error-correction ability is proven.
Example 1. Suppose C1 is a triple error-correcting [3,0,3]2
code with a parity check matrix H1 =
⎛
⎝
101
011
001
⎞
⎠. Let
r  =2so that H 
1 =
 
101
011
 
where H 
1 is a parity check
matrix for a [3,1,1]2 Hamming code and H  
1 =(001) .
Let C2 be a [15,9,2]4 code with a parity check matrix H2.
Furthermore, let C3 be a [15,11,1]2 Hamming code with a
parity check matrix H3. Then using Construction B, the code
CB has a parity check matrix
HB =
 
H2 ⊗ H 
1
H3 ⊗ H  
1
 
.
HB is the parity check matrix for a [1,1;1,3]23-bit-error-
correcting code. The particular choice of C1 in this example
results in the same code that was proposed in [13].
Note that c ∈C B if and only if
0 = HB · cT =
 
H2 ⊗ H 
1
H3 ⊗ H  
1
 
· cT
=
 
H2 ·
 
H 
1 · c0
T,...,H 
1 · cn−1
T  T
H3 ·
 
H  
1 · c0
T,...,H  
1 · cn−1
T  T
 
.
Hence, the code CB can be expressed as
CB = {c =( c0,...,cn−1) ∈ (GF(2)m)n :
(H 
1 · cT
0 ,...,H 
1 · cT
n−1) ∈C 2,
(H  
1 · cT
0 ,...,H  
1 · cT
n−1) ∈C 3}.
and its redundancy is at most r r2 + r  r3.
Let us denote
D1 : {0,1}r →{ 0,1}m, D 
1 : {0,1}r
 
→{ 0,1}m,
D2 :( {0,1}r
 
)r2 → ({0,1}r
 
)n,
D3 :( {0,1}r
  
)r3 → ({0,1}r
  
)n,
1002to be the decoder of the code C1,C 
1,C2,C3, respectively. As
before, the input to all these encoders is the syndrome and
the output is the error vector whose weight is no greater than
the guaranteed error-correction capability of the corresponding
code.
Before presenting the decoder’s steps, let us explain the
idea behind this construction and its decoding procedure. We
start in a similar fashion to the decoder in Construction A,
where at most t1+t2 cell-errors each of weight at most  1 are
found. Clearly, it may not possible to correct all cell-errors this
way. If a cell-error has weight at most  1 then it is corrected.
Otherwise, it is miscorrected to a cell-error vector, with weight
at most  1 +  2 since the weight of each miscorrection has
been restricted to be  1. This, in turn, guarantees that the new
cell-error vector is not a codeword in C1, since its minimum
distance is at least 2 2+1. Thus, the next step is to detect these
cells which were miscorrected. For cell-errors with more than
 1 bits in error, the remaining part of the syndrome according
to the code C1 is recovered. The decoder D1 is then used to
recover the remaining errors.
The decoder DB :( {0,1}m)n → ({0,1}m)n of the code
CB gets as an input a word of the form y = c + e, where
c ∈C B and e ∈ (GF(2)m)n is a [t1,t 2; 1,  2]2m-bit-error-
vector. Its output is an estimate of the error vector DB(y)=  e.
The decoder DB operates as follows:
1) D2(H2 · (H 
1 · yT
0 ,...,H 
1 · yT
n−1)T)=( s0
0,...,s0
n−1).
2)   e
∗ =( D 
1(s0
0),...,D 
1(s0
n−1)).
3) y  = y +   e
∗.
4) D2(H2 ·(H 
1 ·y T
0 ,...,H 
1 ·y T
n−1)T)=( s 
0,...,s 
n−1).
5) D3(H3·(H  
1 ·y T
0 ,...,H  
1 ·y T
n−1)T)=( s  
0,...,s  
n−1).
6) Let I = {i :( s 
i,s  
i )  =( 0,0)}.
7) Let y   satisfy: y  
i = yi if i ∈ I and y  
i = y 
i if i/ ∈ I.
8) D3(H3·(H  
1 ·y  T
0 ,...,H  
1 ·y  T
n−1)T)=( s1
0,...,s1
n−1).
9)   e =(   e0,...,  en−1) where   ei =   e
∗
i if i/ ∈ I and
otherwise   ei = D1(s0
i,s1
i).
Theorem 1. The decoder output satisﬁes DB(y)=  e = e.
Proof: Let y = c+e be the received word to the decoder
DB where c ∈C B and e ∈ (GF(2)m)n is a [t1,t 2; 1,  2]2m-
bit-error-vector. Then according to the deﬁnition of the code
CB, (H 
1 · cT
0 ,...,H 
1 · cT
n−1) ∈C 2 and
(H 
1 · yT
0 ,...,H 
1 · yT
n−1)
=( H 
1 · cT
0 ,...,H 
1 · cT
n−1)+( H 
1 · eT
0 ,...,H 
1 · eT
n−1).
The vector (H 
1·eT
0 ,...,H 
1·eT
n−1) now has weight at most
t1+t2 and since the code C2 can correct this number of errors
we get that (s0
0,...,s0
n−1)=( H 
1 · eT
0 ,...,H 
1 · eT
n−1) after
step 1.
At step 2 since for every 0 ≤ i ≤ n − 1, H 
1 · yT
i =
H 
1 · cT
i + H 
1 · eT
i ,i fwt(ei) ≤  1,
  e
∗
i = D 
1(s0
i)=ei,
as C 
1 corrects  1 errors. However, if the weight of ei is
between  1 +1and  2 then   e
∗
i = D1(s0
i)  = ei. This
observation results from the fact that the decoder C 
1 can only
return a cell-error vector of weight at most  1. In particular,
we get that wt(  e
∗) ≤ t2 and for all 0 ≤ i ≤ n − 1,
wt(  e
∗
i) ≤  1 +  2. Thus, at the end of step 3, y  contains
no cell errors of weight less than  1 and all the remaining (at
most t2) cell-errors have weight at most  1 +  2.
Steps 4 and 5 compute the syndrome using y  as input.
Since the minimum distance of the code C1 is at least
2 2 +1>  1 +  2, we get that for all 0 ≤ i ≤ n − 1,i f
a miscorrection occurred, then   e
∗
i is not a codeword in C1.
Therefore, (s 
i,s  
i )  =( 0,0) and in step 6 the set I is the set
of all 0 ≤ i ≤ n − 1 such that  1 <w t (ei) ≤  2. In step 7,
the word y   is the word of y after removing all cell-errors of
weight at most  1.
In step 8 the remaining portion of the syndrome is recovered
for all cell-errors with more than  1 bits in error. Lastly in
step 9 for every cell-error at position i,i f 1 or less bit-errors
occurred then   e
∗
i is its corresponding cell-error vector and if
more bit-errors occurred then the decoder D1 is used. Since
C1 can correct  2 errors and the syndrome H1·ei
T =( s0
i,s1
i)
is known for all cell-errors with more than  1 bits in error,
these errors are corrected as well.
It can be shown that CB requires less redundancy than
CA approximately whenever
log n
log m < t1
t2( 2 −  1). The next
construction reduces the required redundancy in certain cases
when the ratio t1
t2 is small.
C. Construction C
Construction C extends Construction B by using a combi-
nation of codes whose abilities are to correct errors, correct
erasures, and detect errors. In particular, the code C 
1 in
Construction B is modiﬁed such that it corrects  1 errors
and detects when there are between  1 +1and  2 errors.
Accordingly, the code C3 in Construction B need only correct
t2 erasures instead of t2 errors.
Construction C. Let CC be a code with the following modi-
ﬁcations with respect to the code construction of CB:
1) The code C1 remains an [m,k, 2]2 code as in Construc-
tion B where r = m − k.
2) The matrix H 
1 now consists of the ﬁrst r  rows of H1
where
a) H 
1 is a parity check matrix for an [m,m−r ,  1]2-
bit-error-correcting code C 
1,
b) The minimum distance of C 
1 is at least  1 + 2 +1
so is can detect an error vector of weight between
 1 +1and  2.
3) H  
1 is an r   × m matrix consisting of the last r   rows
of H1, where r   = r − r .
4) H2 is a parity check matrix for an [n,k2,t 1+t2]2r  code
C2, and r2 = n − k2.
5) H3 is a parity check matrix of an [n,k3, t2
2  ]2r   code
C3 that can correct at least t2 erasures, and r3 = n−k3.
A parity check matrix for CC is HC =
 
H2 ⊗ H 
1
H3 ⊗ H  
1
 
. The
decoders of the codes C 
1 and C3 are also changed while the
decoders for C1 and C2 remain the same as in Construction B.
The decoder D 
1, in addition to correcting  1 errors, also
detects if the number of errors is between  1 +1and  2. The
decoder is deﬁned
D 
1 : {0,1}
r
 
→{ 0,1}m ∪{ E},
1003where the symbol E indicates a detected error of weight
between  1 +1and  2. Note that now the decoder D 
1 never
miscorrects when the number of errors in each cell is at most
 2. The input to the decoder D3 is no longer a syndrome but
a vector x =( x0,...,xn−1) with at most t2 erasures
D3 :( {0,1}r
  
∪ ?)n → ({0,1}r
  
)n,
where ? is the erasure symbol. The output of the decoder
DC is the ‘erasure’ vector e =( e0,...,en−1), where for
every ei  = 0, ei is the correct value for xi. The decoder
DC :( {0,1}m)n → ({0,1}m)n is summarized below. Recall
the input is y = c + e.
1) D2(H2 · (H 
1 · yT
0 ,...,H 
1 · yT
n−1)T)=( s0
0,...,s0
n−1).
2)   e
∗ =( D 
1(s0
0),...,D 
1(s0
n−1)).
3) Let I = {i :   e
∗
i = E}.
4) Let   e
  satisfy:   e
 
i = 0 if i ∈ I and   e
 
i =   e
∗
i if i/ ∈ I.
5) y  = y +   e
 .
6) Let x satisfy: xi =?if i ∈ I and xi = H  
1 · y 
i
T if
i/ ∈ I.
7) D3(x0,...,xn−1)=( s1
0,...,s1
n−1).
8)   e =(   e0,...,  en−1) where   ei =   e
∗
i if i/ ∈ I and
otherwise   ei = D1(s0
i,s1
i + H  
1 · y 
i
T).
The proof of the decoder correctness of Construction C
is omitted due to a lack of space. It can be shown that
Construction C requires less redundancy than Construction A
approximately when
log n
log m < (t1
t2 + 1
2)( 2 −  1). Furthermore,
it requires less redundancy than Construction B roughly when
log n
log m > (t1
t2 − 1
2)( 2 −  1).
V. PERFORMANCE AND RESULTS
In this section, the performance of various linear error-
correcting codes with guaranteed error-correction capability
is evaluated for the TLC Flash device. The results of these
simulations are shown in Figure 2. All the known codes used
were the best known linear codes according to [9] of the
longest block length.
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Fig. 2. Bit Error Rates of Codes Applied to TLC Flash
The ﬁrst code shown in the legend of Fig. 2 is a non-binary
[128,116,3]8 code with rate 0.906 where each 8-ary symbol
corresponds to an 8-ary cell. The second code in the ﬁgure is
the result of applying a [255,232,3]2 BCH code three times
to each of the 3 bits in each cell.
The rate 0.904 code labeled ‘Scheme A’ is comprised of a
non-binary [256,227,5]4 code applied to the LSB and CSB
bits for each Flash memory cell. Next, an independent binary
[256,240,2]2 code was used to protect the remaining bit of
information from each cell. This scheme was designed to target
the property observed in Section II where the CSB and LSB
were more likely to err than the MSB.
The [3,2;1,3]8-bit-error-correcting code of length 256 with
rate 0.904 was generated according to Construction B. In this
case, C1
  is the [3,1,1]2 binary repetition code. The code C2
is the same [256,227,5]4 code used in Scheme A and C3 is
the same [256,240,2]2 code used in Scheme A as well. For
reference, we included a [7;1]23 bit-error code of length 256
and rate 0.83 (constructed using one tensor product operation).
From Fig. 2 this particular tensor product code has the ability
to delay the appearance of any errors in the system by a factor
of 4 over the naive GF(8) code. In addition, the proposed
tensor product code offers a 1.6x lifetime improvement over
the popular BCH codes.
VI. CONCLUSION
In this work, data from a TLC Flash device demonstrated
that when errors occur within a Flash cell, the vast majority of
such errors only affect one of the 3 bits of information. This
observation was used to motivate a new error-correction model
for Flash memory. Error-correcting code constructions based
upon generalized tensor product codes were provided that
were analytically and empirically shown to offer a potentially
valuable component for future coding schemes in the context
of Flash memory.
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